Job Description
Job Title: UVM Verification Engineer
Location: Austria
Duration: 6 months
Extension: Yes
Start: ASAP
Remote: Yes
For our client in Austria, we are looking for a Senior Verification Engineer to join their Digital Mixed-Signal Verification team. The role will be responsible to their Austria site but work can be performed remotely.
This role will require an engineer to have strong knowledge in Functional Verification for Digital and Mixed-Signal blocks.
Skills
– Functional Verification
– SystemVerilog
– UVM
– Experience in mixed signal IPs, e.g. ADCs, PLLs, power converters, etc.
Preferred Skills
– Xcelium
– Vmanager
– Certitude
– Jira
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesin.eu) you saw this job posting.
Job title: Legal Counsel / Senior Legal Counsel Company: Nexi Job description Job Category: LegalJob…
Job title: Gérant(e) d'agence en cogérance CDD H/F Company: Or en Cash Job description L'entrepriseOr…
Job title: Category Development Analyst Benelux Company: Mars Job description Job Description:Are you ready to…
Location: (D16 K8Y9) Ulster, Ireland Salary: £42.2k - 43.9k per year + BONUS Type: Permanent…
Location: Colchester (CO3) - Essex, South East, United Kingdom Salary: £28.00 - £29 per hour…
Job title: PhD Scholarship in Precision Analogue Mixed-Signal Circuits Company: Tyndall National Institute Job description…