Job Description
Job Title: UVM Verification Engineer
Location: Austria
Duration: 6 months
Extension: Yes
Start: ASAP
Remote: Yes
For our client in Austria, we are looking for a Senior Verification Engineer to join their Digital Mixed-Signal Verification team. The role will be responsible to their Austria site but work can be performed remotely.
This role will require an engineer to have strong knowledge in Functional Verification for Digital and Mixed-Signal blocks.
Skills
– Functional Verification
– SystemVerilog
– UVM
– Experience in mixed signal IPs, e.g. ADCs, PLLs, power converters, etc.
Preferred Skills
– Xcelium
– Vmanager
– Certitude
– Jira
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesin.eu) you saw this job posting.
Job title: Customer Experience Specialist (Dutch) Company: HelloPrint Job description Ready for a once in…
Job title: Principal Project Manager Company: Thoughtworks Job description For every successful team, there's a…
Job title: Mid Software Quality Engineer .NET Company: Sabre Job description Sabre is a technology…
Location: Ohio, United Kingdom Salary: Competitive Type: Permanent Main Industry: Search Sales Jobs Other Industries…
Job title: Consultant in Intensive Care Medicine Company: British Medical Journal Job description The department…
Job title: UKI Technology Consulting - SAP PaPM (Performance and Profitability Management) Consultant Company: EY…