Job Description
Job Title: UVM Verification Engineer
Duration: 6 months
Location: Sweden
Remote: Up to 100% available
Start: ASAP
Job Description
We are looking for a verification engineer for our clients Machine Learning IP. At the client, verification is a crucial and integral part of the hardware development. In this role you will support the design and verification of the client’s next generation IP, using the latest methodologies and technology.
Requirements
– Proven delivery track record in block level verification, using UVM
– Strong discipline and attention to detail in ensuring effective high quality verification that minimizes bug escapes to higher levels of validation
– Coverage driven verification expertise, in high-complexity designs
– Experience in block level, top level and system level verification
– Experience in Verilog/SystemVerilog/VHDL
– Experience in the specification, creation, and debug of SystemVerilog/UVM constrained-random testbenches
– Experience in planning the verification process and making realistic effort and timescale estimates
To help us track our recruitment effort, please indicate in your email/cover letter where (vacanciesin.eu) you saw this job posting.
vacanciesin.eu Découvrez un projet qui vous correspond vraiment Agir et développer vos talents ? Créer…
vacanciesin.eu Inspecteur de fabrication F/H Company : Safran Aircraft Engines Job field : Manufacture /…
vacanciesin.eu Découvrez un projet qui vous correspond vraiment Agir et développer vos talents ? Créer…
vacanciesin.eu We help the world run better At SAP, we enable you to bring out…
vacanciesin.eu Bienvenue chez #Eviden, acteur clé du numérique de prochaine génération et leader mondial du cloud,…
vacanciesin.eu Découvrez un projet qui vous correspond vraiment Agir et développer vos talents ? Créer…